OSTROLENK, FABER, GERB & SOFFEN, LLP
Attorneys at Law
1180 Avenue of the Americas
New York, New York 10036-8403

(212) 382-0700

Telex
23 6925

Facsimile
(212) 382-0888

Cable
Ostrofaber NewYork

Express Mail #TB612058194US

Assistant Commissioner for Patents
Washington, DC 20231
BOX PATENT APPLICATION

OFGS File No. : IR-1529 (2-1979)
Inventor : Chuan Cheah et al.
Title : SEMICONDUCTOR PACKAGE
Assignee : International Rectifier Corporation

Enclosed herewith please find the following documents in the above-identified application for United States Letters Patent:

18 Pages of Specification including Abstract and Claims
29 Numbered Claims Calculated as 29 Claims for Fee Purposes
7 Sheets of Drawing Containing Figures 1 to 9.
X Declaration and Power of Attorney
X Priority is Claimed under 35 U.S.C. §119:
Convention Date September 25, 1998 for United States Appln. S.N. 60/101,810
_____ Certified Priority Application
_____ Verified Statement Claiming Small Entity Status under 37 C.F.R. §1.27.
X Assignment
X Return-Addressed Post Card
OFGS Check No. 7009, which includes the fee of $962.00, calculated as follows:

Basic Filing Fee:	$ 760.00
Additional Filing Fees:	
Total Number of Claims in Excess of 20, times $18:	$ 162.00
Number of Independent Claims in Excess of 3, times $78: . .	
One or More Multiple Dependent Claims: Total $260.	
Total Filing Fees or	$ 922.00
Total Filing Fee Reduced 50% for Small Entity:	
Assignment Recording Fee: $40	$ 40.00
TOTAL Filing Fee and Assignment Recording Fee:	$ 962.00

In the event the actual fee is greater than the payment submitted or is inadvertently not enclosed, or if any additional fee during the prosecution of this case is not paid, the Patent and Trademark Office is authorized to charge the underpayment to Deposit Account No. 15-0700.

EXPRESS MAIL CERTIFICATE

I hereby certify that this correspondence is being deposited with the United States Postal Service as Express Mail Post Office to Addressee (mail label #TB612058194US) in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231, Box Patent Application, on January 4, 1999

Dorothy Jenkins
Name of Person Mailing Correspondence

Dorothy Jenkins
Signature

January 4, 1999
Date of Signature

Respectfully submitted,

Matthew B. Dernier
Registration No.: 40,989
OSTROLENK, FABER, GERB & SOFFEN, LLP
1180 Avenue of the Americas
New York, New York 10036-8403
Telephone: (212) 382-0700

TRAN\284421

SEMICONDUCTOR PACKAGE

CROSS REFERENCE TO RELATED APPLICATION

This application is based on and claims priority to United States Provisional Patent Application No. 60/101,810, filed September 25, 1998, entitled SEMICONDUCTOR PACKAGE, the entire disclosure of which is incorporated herein by reference.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention is related to a semiconductor package in which a semiconductor die is disposed between upper and lower plate members and, more particularly, to an SO8 semiconductor package in which a source of a MOSFET semiconductor die is electrically coupled to a leadframe via an upper plate member while the MOSFET gate is electrically coupled to the leadframe via a wire bond.

2. Related Art

With reference to Fig. 1, a semiconductor package 10 according to the prior art is shown. The semiconductor package 10 includes a bottom plate portion 13 and terminals 12a, 12b. A semiconductor die 16 is disposed on top of the bottom plate portion 13 and fastened thereto, typically using an epoxy material. The semiconductor die 16 includes a metalized region 18 (typically aluminum) defining a connection area for a top surface of the semiconductor die 16. Portions of the

terminals 12a, 12b, bottom plate portion 13, and semiconductor die 16 are encapsulated in a housing 22, typically formed from a moldable material. In order to obtain an electrical connection between the metalized region 18 and the terminal(s) 12b, one or more wires 20 are ultrasonically bonded at one end 21a to the metalized region 18 and at a distal end 21b to the terminal 12b.

Fig. 2 shows another semiconductor package 100 of the prior art. In order to electrically connect the metalized region 18 with the terminal 12b, one or more wires 24 are stitch bonded at locations 23, thereby providing additional paths for current to flow from the semiconductor die 16 to the terminal 12b. This marginally reduces the resistance of the current path from the semiconductor die 16 to the terminal 12b.

It is desirable to significantly reduce the resistance and inductance of current paths through a power semiconductor package in order to ensure optimum performance of the semiconductor device. Unfortunately, the semiconductor packages of the prior art do not fully achieve this objective because, among other things, the distance D between one area of the metalized region 18 and the end 21a of the wires 20 increases the resistance of the current path from the metalized region 18 to the terminal 12b. This problem is exacerbated when the thickness of the metalized region 18 is relatively small (typically, the thickness is approximately 4 to 8 microns). The relatively thin metalized region 18 in combination with the distance D and the cross sectional profile of the wire bond 20 results in a relatively high resistance and inductance for the current path therethrough.

In some packages (for example S08 packages) the distance D is approximately 80 to 100 mils resulting in a resistance of between about 0.79 and 1.58 mohms for the metalized region 18. The diameters of the wires 20, 24 are approximately 2 mils yielding resistances of about 1.05 mohms (when 14 wires are used). With terminal and epoxy resistances aggregating to about 0.307 mohms, such packages exhibit total resistances of between about 2.14 to 2.93 mohms. The resulting package thermal resistance, RJA, can reach 62.5 °C/W.

When the semiconductor package 10 includes, for example, a MOSFET semiconductor die 16, the resistance caused by the distance D and the relatively small diameter of the wires 20, 24 adds to the overall resistance of the MOSFET. Indeed, when die 16 is a MOSFET die, the terminals 12a are typically coupled to the drain of the MOSFET while the terminals 12b are coupled to the source of the MOSFET via one or more wire bonds 20. As ON resistances of MOSFET dies become smaller and smaller, the resistance caused by the distance D and the wire bonds 20, 24 become a larger and larger portion of the overall resistance from one terminal 12a to another terminal 12b. Of course, the high frequency performance of a semiconductor device, like a MOSFET, is significantly effected by the resistance and inductance from terminal to terminal through the device.

Some prior art packages have incorporated a large metal strap to obtain an electrical connection between the metalized region 18 and terminal 12b. Unfortunately, this technique has only been possible in large semiconductor packages having relatively simple surface structures, such as bipolar junction transistors,

diodes, and thyristors. Further, the metal straps were not practical in small outline packages (such as S08, surface mount dual in line packages).

The use of a large metal strap in a MOS-gated device, such as a MOSFET, has not heretofore been achieved because such devices have relatively complex surface structures. In particular, MOS-gated devices typically include a gate runner (or bus), disposed on the surface of the semiconductor die, which traverses the surface such that gate potential is distributed over the surface of the die. Consequently, disposing a large metal strap over the surface of the die has been problematic because the gate runner restricts access to the die surface and could be shorted to the metal strap. Thus, the use of metal straps in MOS-gated semiconductor devices has been prohibitive.

Accordingly, there is a need in the art for a new semiconductor package which overcomes the deficiencies in the prior art semiconductor packages by, among other things, reducing the resistances of the current paths through MOS-gated devices and reducing the inductances of such current paths.

SUMMARY OF THE INVENTION

In order to overcome the deficiencies of the prior art, a semiconductor package according to one aspect of the instant invention includes a bottom leadframe having a bottom plate portion and at least one first terminal extending from the bottom plate portion; at least one second terminal being co-planar with the first terminal; a semiconductor power MOSFET die having a bottom surface defining a drain connection and a top surface on which a first metalized region defining a

source and a second metalized region defining a gate are disposed, the bottom surface being coupled to the bottom plate of the leadframe such that the first terminal is electrically connected to the drain; a copper plate coupled to and spanning a substantial part of the first metalized region defining the source connection; and at least one beam portion being sized and shaped to couple the copper plate portion to the at least one second terminal such that it is electrically coupled to the source.

BRIEF DESCRIPTION OF THE DRAWINGS

For the purpose of illustrating the invention, there are shown in the drawing forms which are presently preferred, it being understood, however, that the invention is not limited to the precise arrangements and instrumentalities shown.

Fig. 1 is a side view of a semiconductor package according to the prior art;

Fig. 2 is a side view of a semiconductor package according to the prior art;

Fig. 3 is a side view of a semiconductor package according to the present invention;

Fig. 4 is a top plan view of the semiconductor package shown in Fig. 3;

Fig. 5 is a top plan view of an alternative embodiment of the semiconductor package of Fig. 4;

Fig. 6 is a sectional view of the semiconductor package of Fig. 5 taken along line 6-6;

Fig. 7 is a cut-away perspective view of an alternative embodiment of the semiconductor package of the instant invention;

Fig. 8 is a cut-away perspective view of another alternative embodiment of the semiconductor package according to the instant invention; and

Fig. 9 is a cut-away perspective view of still another alternative embodiment of the semiconductor package according to the instant invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring now to the drawing wherein like numerals indicate like elements, there is shown in Fig. 3 a perspective view of a semiconductor package 110 in accordance with one aspect of the present invention. The semiconductor package 110 includes a semiconductor die 16 having a bottom surface coupled to a bottom plate 13. Preferably, the semiconductor die 16 is a MOSFET die and terminals 12a are electrically coupled to the drain of the MOSFET die 16. Of course, the semiconductor die 16 may take on other forms, such as diodes, insulated gate bipolar transistors, or the like.

The semiconductor die 16 includes a top surface having a metalized region 18 which defines a connection to the semiconductor die 16. For example, when the semiconductor die 16 is a MOSFET, metalized region 18 may define a source connection.

The semiconductor package 110 also includes a strap member 28 which is employed to electrically couple the metalized region 18 to the terminals 12b. Each strap member 28 preferably includes a substantially thick plate portion 30 and a shaped beam portion 34. The plate portion 30 is preferably formed of copper and spans a substantial portion of the metalized region 18. The beam portion 34 is shaped and sized to couple the plate portion 30 to the terminals 12b.

Preferably, the beam portion 34 is coupled, at one end, to a lateral edge of the plate portion 30 and includes a distal end 36 which is coupled to a respective terminal 12b.

A curable conductive material 46 (such as silver filled conductive epoxy) is preferably disposed between the lower surface of the plate portion 30 and the metalized region 18 such that the plate 30 is firmly coupled to the metalized region 18. Soft solder may also be used.

It is preferred that the semiconductor package 110 include a housing 22 formed from a moldable material (such as plastic) and that the package configuration conforms to the SO8 standard. ALC. 11/18/98 CGH 12/18/98

Advantageously, the strap member 28 provides a relatively large contact area for coupling the terminal 12b to the metalized region 18, thereby reducing resistance to current flow and reducing inductance. This provides for improved performance at high frequencies. Further, this structure also enjoys the advantage of providing a thermal path for heat to escape the semiconductor die 16 through the strap member 28.

As best seen in Figs. 4 and 5, which show top plan views of the semiconductor package 110, the beam portion 34 is preferably integrally formed into one flowing member which extends from one lateral edge of the plate portion 30 and terminates at the terminals 12b.

A metalized region 19 defines a gate of the MOSFET die 16. The metalized region 19 is electrically coupled to one terminal 12b via wire bond 20. Thus, the present invention employs a mixed connection to the MOSFET die 16 top surface, namely, a low resistance plate portion 30 for connecting to the source and a wire bond 20 for connecting to the gate 19.

As best seen in Fig. 5, a gate runner (or bus) 19a couples the gate metalized region 19 to the source areas of the surface of the die 16. It is preferred that the plate portion 30 extend laterally beyond outermost portions of the gate runner 19a. It is also preferable that the plate portion 30 extend beyond and cover as much of the gate runner 19a as possible. This ensures that improved performance is achieved.

Fig. 6 shows a sectional view taken along line 6-6 of Fig. 5. A portion of the gate runner 19a is shown disposed between metalized region 18. Preferably, a solderable metal (such as TiNiAg) is disposed on top of the metalized region 18. In order to insulate the gate runner 19a from the plate portion 30, a nitride layer 27 is disposed on top of the gate runner 19a. The curable conductive material 46 (preferably silver filled epoxy) is disposed on top of the solderable metal 25 and electrically and mechanically couples the plate portion 30 to metalized regions 18. Advantageously, the plate portion 30 is electrically and thermally coupled to the metalized regions 18 without interfering with the gate runner 19a.

It is noted that the plate portion 30 may be soldered to the solderable metal 25 if desired. It is preferred, however, that the silver filled epoxy 46 be employed to couple the plate portion 30 to the metalized region 18. When conductive epoxy 46 is employed, it is noted that the solderable metal 25 may be eliminated and the epoxy may directly contact the metalized region 18.

Reference is now made to Fig. 7 which shows an alternative embodiment of the present invention. In particular, the distal end of the beam portion 34 includes a heel 37 and toe 38 which creates a void 42

proximate to the terminal 12b. Preferably, the distal end of the beam portion 34 includes a downwardly directed projection 40 which extends through the void 42 toward the terminal 12b. It is preferred that curable conductive material 44 is introduced into the void 42 to facilitate electrically and mechanically coupling the distal end of the beam portion 34 to the terminal 12b. A suitable curable conductive medium 44 for use with the present invention may be selected from any of the known conductive epoxies or the like (silver filled epoxy being preferred).

Reference is now made to Fig. 9 which shows a cut-away perspective view of a semiconductor package 116 according to another aspect of the present invention. The semiconductor package 116 of Fig. 8 is substantially the same as the packages of the previous embodiments except that the plurality of beam portions 34 terminate at a cross bar portion 50. The cross bar portion 50 is coupled to at least two terminals 12b.

Preferably, the cross bar portion 50 includes a longitudinal heel 52 and a longitudinal toe 54 defining a void located proximate to the terminals 12b. The void 56 is in the form of a channel extending for substantially the entire length of the cross bar portion 50. It is preferred that the cross bar portion 50 include a downwardly directed projection 58 (in the form of a wall) extending through the channel toward the terminals 12b. A layer of curable conductive material (such as conductive epoxy) is preferably disposed within the channel to couple the cross bar portion 50 to the terminals 12b.

Reference is now made to Fig. 8 which show a cut-away perspective view of a semiconductor package 118

according to another embodiment of the present invention. The semiconductor package 118 is similar to the previous embodiments of the present invention except that the plate portion 30, beam portions 34 and terminals 12b are all integrally coupled and preferably formed from a common sheet of material. Thus, terminal 12b extends from outside the housing 22 into an interior of the housing and substantially over the top portion of the semiconductor die 16 to sandwich the semiconductor die 16 between the top and bottom plate portions 30 and 13, respectively.

It is noted that the metalized regions 18 may be formed from a solderable metal (such as copper, gold, silver, or the like) and that a plurality of flowable conductive bumps (preferably solder bumps, not shown) may be disposed on the surface of the metalized regions 18. Further, the plate portion 30 may include a lower surface which is oriented in an opposing fashion to the flowable conductive bumps such that the plate portion 30 may electrically and/or mechanically engage the flowable conductive bumps and the metalized regions 18.

The lower surface of the plate portion 30 may also include one or more downwardly directed projections extending from the plate portion 30 towards the flowable conductive bumps and the metalized regions 18.

It has been found that when that plate portion 30 is about 0.108 x 0.104 mils, the resistance introduced into the package is only about 0.115 mohms. Using metalized regions 18 aggregating about 0.08 mohms, the total package resistance according to the invention is only about 0.506 mohms (a 50% to 75% improvement over the prior art packages). Further, the thermal resistance RJA

of the package of the instant invention is only about 46 °C/W max (a 25% reduction over the prior art packages).

The foregoing description of the preferred embodiments of the present invention have been provided for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise forms disclosed. Many modifications and variations are possible in light of the above teaching. It is intended that the scope of the invention be limited not be this detailed description, but rather by the claims appended hereto.

WHAT IS CLAIMED IS:

1. A power semiconductor package, comprising:

a bottom leadframe having a bottom plate portion and at least one first terminal extending from the bottom plate portion;

at least one second terminal being co-planar with the first terminal;

a semiconductor power MOSFET die having a bottom surface defining a drain connection and a top surface on which a first metalized region defining a source and a second metalized region defining a gate are disposed, the bottom surface being coupled to the bottom plate of the leadframe such that the first terminal is electrically connected to the drain;

a copper plate coupled to and spanning a substantial part of the first metalized region defining the source connection; and

at least one beam portion being sized and shaped to couple the copper plate portion to the at least one second terminal such that it is electrically coupled to the source.

2. The power semiconductor package of claim 1, further comprising a wire bond coupling the gate to a third terminal.

3. The power semiconductor package of claim 1, further comprising a layer of curable conductive material disposed between the copper plate and the first metalized region such that the copper plate portion is firmly coupled to the source.

4. The power semiconductor package of claim 1, wherein the copper plate includes a top surface and a bottom surface, the bottom surface having downwardly directed projections extending towards the source.

5. The power semiconductor package of claim 1, wherein the MOSFET die includes a gate bus extending over portions of the source, the copper plate covering substantially all of the gate bus.

6. The power semiconductor package of claim 1, wherein the MOSFET die includes a gate bus extending over portions of the source, further comprising a nitride layer substantially covering at least a portion of the gate bus, the copper plate being electrically insulated from the gate bus via the nitride layer.

7. The power semiconductor package of claim 6, further comprising a layer of curable conductive material disposed between the copper plate and the source.

8. The power semiconductor package of claim 7, wherein the nitride layer electrically insulates the gate bus from the curable conductive material.

9. The power semiconductor package of claim 8, wherein the curable conductive material is silver filled epoxy.

10. The power semiconductor package of claim 1, wherein the at least one beam portion extends from a lateral edge of the copper plate and is coupled to the at least one second terminal at a distal end.

11. The power semiconductor package of claim 10, further comprising a layer of curable conductive material disposed between the distal end of the beam portion and the at least one second terminal.

12. The power semiconductor package of claim 10, wherein the at least one second terminal is integral with the at least one beam portion.

13. The power semiconductor package of claim 10, wherein the beam portion is a single member extending from the lateral edge of the copper plate to the at least one second terminal.

14. The power semiconductor package of claim 10, comprising at least two beam portions extending from the lateral edge of the copper plate and terminating at the at least one second terminal.

15. The power semiconductor package of claim 14, wherein the at least two beam portions extend from the lateral edge of the copper plate to a cross bar portion, the cross bar portion being coupled to at least two second terminals.

16. The power semiconductor package of claim 15, further comprising a layer of curable conductive material disposed for coupling the cross bar portion to the second terminals.

17. The power semiconductor package of claim 16, wherein the curable conductive material is silver filled epoxy.

18. The power semiconductor package of claim 15, wherein the cross bar portion includes a void located proximate to the second terminals and sized and shaped to facilitate engagement with the second terminals.

19. The power semiconductor package of claim 18, wherein the void is in the form of a channel extending substantially a length of the cross bar portion.

20. The power semiconductor package of claim 19, further comprising curable conductive material disposed within the channel to couple the cross bar portion to the second terminals.

21. The power semiconductor package of claim 20, further comprising a downwardly directed projection extending through the channel toward the second terminals.

22. The power semiconductor package of claim 21, wherein the projection is in the form of a wall extending substantially the length of the cross bar portion.

23. The power semiconductor package of claim 22, further comprising a curable conductive material disposed within the void to couple the cross bar portion to the second terminals.

24. The power semiconductor package of claim 23, wherein the curable conductive material is silver filled epoxy.

25. The power semiconductor package of claim 1, wherein the package is sized and shaped to conform to an S08 package configuration.

26. The power semiconductor package of claim 1, wherein the package includes a plastic housing which substantially encapsulates the bottom leadframe, semiconductor die and copper plate.

27. A power semiconductor package, comprising:

a bottom leadframe having a bottom plate portion and at least one first terminal extending from the bottom plate portion;

at least one second terminal being co-planar with the first terminal;

a semiconductor power MOSFET die having a top surface on which a first metalized region defining a source and a second metalized region defining a gate are disposed, the top surface further including a gate bus extending over portions of the source, the MOSFET die further including a bottom surface defining a drain connection coupled to the bottom plate of the leadframe such that the first terminal is electrically connected to the drain;

a nitride layer substantially covering at least a portion of the gate bus;

a layer of curable conductive material disposed atop the nitride layer and the source;

a copper plate coupled to and spanning a substantial part of the source and covering substantially all of the gate bus, the curable conductive material electrically coupling the copper plate to the source but

being electrically insulated from the gate bus via the nitride layer;

at least one beam portion being sized and shaped to couple the copper plate portion to the at least one second terminal such that it is electrically coupled to the source; and

a wire bond coupling the gate to a third terminal.

28. The power semiconductor package of claim 27, wherein the curable conductive material is silver filled epoxy.

29. The power semiconductor package of claim 27, wherein the at least one beam portion extends from a lateral edge of the copper plate and is coupled to the at least one second terminal at a distal end.

IR-1529 (2-1979)

SEMICONDUCTOR PACKAGE

ABSTRACT OF THE DISCLOSURE

A semiconductor package includes a bottom leadframe having a bottom plate portion and at least one first terminal extending from the bottom plate portion; at least one second terminal being co-planar with the first terminal; a semiconductor power MOSFET die having a bottom surface defining a drain connection and a top surface on which a first metalized region defining a source and a second metalized region defining a gate are disposed, the bottom surface being coupled to the bottom plate of the leadframe such that the first terminal is electrically connected to the drain; a copper plate coupled to and spanning a substantial part of the first metalized region defining the source connection; and at least one beam portion being sized and shaped to couple the copper plate portion to the at least one second terminal such that it is electrically coupled to the source.



FIG. 1. (PRIOR ART)



FIG. 2. (PRIOR ART)



Fig. 3.


12a
18
22
19a
110
16
19
30
34
20
13
12b
12b

Fig. 4


19a
16
110
18
6
6
30
19
34
12b
12b
12c
20

Fig. 5



Fig. 6



FIG. 7.


116
19
30
34
20
34
34
13
52
54
50
58
12c
56
12b

FIG. 8


118
30
34
16
13
12c
12b
12b

FIG. 9.

UNITED STATES OF AMERICA
COMBINED DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

OFGS FILE NO. IR-1529 (2-1979)

As a below named inventor, I hereby declare that: my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor (if only one name is listed below) or a joint inventor (if plural inventors are named) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

SEMICONDUCTOR PACKAGE

the specification of which is attached hereto, unless the following box is checked:

☐ was filed on _____ as United States patent Application Number or PCT International patent application number _____ and was amended on _____ (if any).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above

I acknowledge the duty to disclose all information known to be material to patentability in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim priority benefits under Title 35, United States Code §119 of any foreign application(s) for patent or inventor's certificate or United States provisional application(s) listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign or Provisional Application(s)

COUNTRY	APPLICATION NUMBER	DATE OF FILING *(day, month, year)*	PRIORITY CLAIMED UNDER 35 U S.C. 119
United States	60/101,810	25 September 1998	YES X NO ___
			YES ___ NO ___
			YES ___ NO ___

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, §1 56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

UNITED STATES APPLICATION NUMBER	DATE OF FILING *(day, month, year)*	STATUS *(patented, pending, abandoned)*

I hereby appoint customer no 2352 OSTROLENK, FABER, GERB & SOFFEN, LLP, and the members of the firm, Samuel H. Weiner - Reg. No. 18,510; Jerome M Berliner - Reg. No. 18,653; Robert C. Faber - Reg No. 24,322; Edward A. Meilman - Reg. No 24,735; Stanley H. Lieberstein - Reg No. 22,400; Steven I. Weisburd - Reg No. 27,409; Max Moskowitz - Reg. No. 30,576; Stephen A. Soffen - Reg. No. 31,063, James A. Finder - Reg. No 30.173; William O Gray, III - Reg. No. 30,944; Louis C Dujmich - Reg No 30,625 and Douglas A. Miro - Reg No. 31,643, as attorneys with full power of substitution and revocation to prosecute this application, to transact all business in the Patent & Trademark Office connected therewith and to receive all correspondence.

SEND CORRESPONDENCE TO: **OSTROLENK, FABER, GERB & SOFFEN, LLP**
1180 AVENUE OF THE AMERICAS
NEW YORK, NEW YORK 10036-8403
CUSTOMER NO. 2352

DIRECT TELEPHONE CALLS TO:
(212) 382-0700

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

FULL NAME OF SOLE OR FIRST INVENTOR	INVENTOR'S SIGNATURE	DATE
Chuan Cheah	Chuan Cheah	12/18/98
RESIDENCE *(City and either State or Foreign Country)*		COUNTRY OF CITIZENSHIP
El Segundo, California		Malaysia
POST OFFICE ADDRESS		
617 Illinois Court, Apt. 9, El Segundo, California 90245		
FULL NAME OF SECOND JOINT INVENTOR (IF ANY)	INVENTOR'S SIGNATURE	DATE
Jorge Munoz	Jorge Munoz	12/18/98
RESIDENCE *(City and either State or Foreign Country)*		COUNTRY OF CITIZENSHIP
Cypress, California		USA
POST OFFICE ADDRESS		
6032 Barbados Avenue, Cypress, California 90630		
FULL NAME OF THIRD JOINT INVENTOR (IF ANY)	INVENTOR'S SIGNATURE	DATE
Dan Kinzer	Dan Kinzer	12/18/98
RESIDENCE *(City and either State or Foreign Country)*		COUNTRY OF CITIZENSHIP
El Segundo, California		USA
POST OFFICE ADDRESS		
760 Center Street, El Segundo, California 90245		